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Abstract—With the advent of mobile communications, voice
telecommunications became wireless. Future applications,
however, target multimedia, messaging, and high-speed internet
access, all expressing the need for a broadband high-speed wireless
access technique. Both the domestic multimedia and the wireless
local area network (WLANs) business markets are addressed. Es-
tablished systems deliver 2–11 Mb/s based on spectrally inefficient
spread-spectrum techniques, where scalability has reached a limit.
The next generation of modems requires spectrally more efficient
low-power and highly integrated solutions. We describe here the
design of two digital baseband orthogonal frequency division
multiplex (OFDM) signal processing ASICs, implementing re-
spectively a quaternary phase-shift keying (QPSK)-based 80-Mb/s
and a 64 quadrature amplitude modulation (QAM)-based
72-Mb/s digital inner transceiver. The latter partially matches the
Hiperlan/2 and IEEE 802.11a standards. Joint development of
signal processing algorithms and architectures along with on-chip
data transfer, control, and partitioning leads to a low-power, yet
flexible and scalable implementation. Both ASICs were designed
in a unique object-oriented C++ design flow starting from algo-
rithm level. The ASICs were successfully tested in a 5-GHz testbed
both for file data transfer and web-cam multimedia transmission.
Index Terms—Adaptive equalization, burst acquisition, digital
signal processing, orthogonal frequency division multiplex, wire-
less local area networks, wireless transceiver.
I. INTRODUCTION
WIRELESS digital communication in indoor environ-ments is gaining interest due to its inherent flexibility
and mobility advantages. There is both a consumer market
for connecting domestic appliances and multimedia without
wires and a business market segment for broadband wireless
networking. WLANs have a deployment advantage for the
fine-grain indoor communication even if combined with a wired
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access network such as xDSL to the home or a high-speed
company backbone. Spectrum allocation in the 5-GHz range
and standardization of up to 54-Mb/s 64 quadrature amplitude
modulation (QAM) systems in IEEE 802.11a [1] for the
USA and ETSI Hiperlan/2 [2] in Europe have accelerated the
migration from research results into implementable solutions.
Three bands, at 5.15–5.35, 5.47–5.725, and 5.725–5.825 GHz,
are regionally available with subdivision into 20-MHz-wide
channels and frequency division multiple access (FDMA).
The performance of wireless indoor networks is limited by
the communication channel, which distorts the signal due to
reflections and scattering. Two-dimensional (2-D) ray-tracing
simulations show, in alignment with measured data [3], that the
in-house channel is characterized by a rms delay spread
of 5 to 40 ns. The corresponding frequency-domain channel
response shows frequency dips of up to 30 dB. The coherence
bandwidth is between 5 and 25 MHz which, compared to the
20-MHz channel bandwidth, reveals the frequency selective
nature of the indoor channel. Fortunately, the indoor channel
can be considered quasi-static due to limited object movements.
This votes in favor of orthogonal frequency division multiplex
(OFDM) due to its capability to resolve spectral frequencies
quite accurately compared to a time-domain-based approach.
OFDM [4] is a special case of multicarrier transmission.
Modulation and frequency spacing are efficiently performed by
an inverse fast Fourier transform (IFFT) on a set of constellation
symbols at the transmitter and demodulated with an FFT at the
receiver. A cyclic prefix (CP) is inserted between subsequent
OFDM symbols. It serves as a guard interval, thus expensive
intersymbol interference compensation is not needed. It also
transforms the plain OFDM symbol into a pseudocyclic one,
which avoids leakage in the FFT in case of group delay or syn-
chronization errors. This reduces equalization cost compared
to a multitap high-resolution adaptive time-domain equalizer.
In this paper, we describe the design of two digital ASICs both
implementing OFDM inner transceivers to be extended by pay-
load error correction coding only to represent the entire physical
layer functionality. Typical data rates are up to 80 Mb/s in qua-
ternary phase-shift keying (QPSK) for the Festival ASIC [5] and
up to 72 Mb/s in 64-QAM for the Carnival ASIC [6] after en-
coding. The 64-QAM design features novel signal processing
such as an interpolating frequency domain equalizer together
with a CP-based clock offset compensation to achieve the de-
sired receiver performance. Both ASICs contain a robust, yet
0018–9200/01$10.00 ©2001 IEEE
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Fig. 1. The top-level block diagram is identical for both festival and carnival. The half-duplex transceivers however differ strongly in their DSP functionality.
programmable acquisition scheme that meets the specific needs
of low-overhead fast and accurate burst acquisition going far be-
yond requirements of other OFDM-based systems such as wire-
line xDSL [7], digital video (DVB) [8], and digital audio broad-
casting (DAB) [9].
We start from the system perspective describing transmission
and reception path. Next, we illustrate the flexibility of the de-
signs and the choice for a multiprocessor architecture with dis-
tributed token-based control, followed by a detailed analysis
of the major signal-processing algorithms and their architec-
tural implementation. Next, system issues such as integration,
clocking, and on-chip communication are addressed. The sec-
tion on design methodology focuses on the CAD challenges
when jointly combining algorithmic exploration and architec-
tural refinement in an object-oriented C++ environment. We
finally come to a characterization and a comparison of both
ASICs derived from measurements and system test results.
II. SYSTEM VIEW
Both ASICs implement the inner transmitter and receiver
datapath (Fig. 1) required for a high-speed wireless OFDM
system employing a half-duplex protocol suitable for standard-
compliant time-division duplex operation. Hardware resources
such as the fast Fourier transform (FFT) are shared between
transmitter and receiver, and various datapath reordering tasks
are merged into a centralized datapath unit (symbol reordering).
A burst controller (BC) allows self-controlled processing
of entire transmission bursts and reception bursts, reducing
the load of an external medium access control (MAC) or
general-purpose processor. The transceiver only requires initial
programming of parameters and triggering of MAC requests
for transmission and reception and delivers status information
through a dedicated BC interface.
The ASICs communicate through a first-in-first-out (FIFO)-
based transmit and receive interface as a master with the data
host in a slave position. Toward the front-end, they provide I/Q
interfaces to dual pairs of analog-to-digital converters (ADCs)
and digital-to-analog converters (DACs). Additional signals are
provided to support analog automatic gain control in the receiver
and front-end power-up.
In transmission mode, payload data enters the ASIC through a
6-b parallel interface on request. Data enters the symbol mapper
where bits are mapped onto either BPSK, QPSK, 16-QAM, or
64-QAM subcarriers. A programmable number of zero carriers
is introduced near dc or Nyquist frequency to accommodate
dc notch filtering and lowpass filter rolloff. A BPSK pilot se-
quence is inserted either on a fixed subset of four carriers or
using a rotating pilot pattern with a period of 13 OFDM sym-
bols. Each subcarrier can be individually weighted by a complex
value allowing transmitter preemphasis and phase predistortion.
The mapper provides a sequential series of 64 carriers, for Fes-
tival also 128 or 256 carriers, to the IFFT, denoted as an OFDM
symbol. The mapper also adds an entire programmable BPSK
OFDM symbol serving as a reference sequence prior to the pay-
load or inserts it periodically into the stream of OFDM symbols.
The inverse FFT transforms the frequency domain constella-
tion into a time-domain sequence.Scaling and digital hard clip-
ping is performed at the FFT output to select a suitable peak-to-
average power ratio (PAPR) and signal-to-noise ratio. OFDM
symbols are then passed to the symbol reordering unit (SSR),
which inserts the acquisition preamble and the cyclic prefix. The
SSR sends data sampled at the chip clock frequency through
a 2 8-b parallel I/Q interface to, e.g., an external DAC pair
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or a digital low-IF upconversion stage. Setting the ASIC clock
frequency to 20 MHz results in a standard-compliant stream of
OFDM symbols.
In reception mode, data is provided from an external ADC
pair or a digital low-IF down-conversion stage in 2 10-b
format to the gain control and timing synchronization stage.
The preamble serves to estimate gain, frame start, and carrier
frequency offset (CFO). Before entering the FFT, the CFO on
incoming samples is reduced to about 4 kHz, resulting in
negligible leakage effects. Also, the guard interval is stripped
off, forming again plain OFDM symbols of 64, 128, or 256
subcarriers. The FFT translates them into the frequency domain
where the SSR removes zero carriers, and identifies pilot
carriers and reference symbols.
Payload-carrying subcarriers are passed to the equalizer along
with this extracted information. The equalizer performs an ini-
tial channel estimate, based on the BPSK reference symbol,
which, in Carnival, is improved by interpolation. At that mo-
ment, the acquisition phase has finished and the data reception
and tracking phase starts. During the tracking phase, received
data is still being compensated by the time-domain CFO. The
FFT timing is controlled and updated by a clock offset esti-
mation and compensation evaluating the cyclic prefix. Fine fre-
quency-offset compensation is performed in the equalizer in a
decision-directed averaging phase loop updating the channel.
Also, time-variations of the channel are traced by means of the
pilot scheme, where rotating pilots outperform fixed pilots at the
same cost.
The equalizer divides the received constellation by its channel
response per subcarrier and provides, through the demapper, ei-
ther hard decision, 2 3-b soft decision, or 2 6-b high-reso-
lution output to, e.g., an external decoder/interleaver block.
The chips feature an asynchronous microprocessor interface
for programming. An additional 5-pin direct control interface
allows the MAC to select one out of four operational modes
(transmit, receive, programming, and sleep) and watch the status
of those modes. Any interunit data bus can be monitored par-
allel and at full clock speed through an external test interface.
For example, this bus can provide an adaptive loading extension
or a decoder with the channel estimates. Table I describes the
major programming parameters for the two ASICs. An OFDM
symbol structure compliant with IEEE and ETSI standards can
be achieved by choosing 64 carriers, 16 guard samples, 0 zero
carriers near dc, 5 zero carriers near Nyquist, fixed pilot scheme,
and a frequency diversity factor of 1.
III. JOINT ALGORITHM AND ARCHITECTURE DESIGN
In this section, our focus will be on the algorithms and archi-
tectures of the major signal processing parts of the OFDM trans-
ceiver. We start with the FFT, move on to the novel centralized
symbol reordering unit, address time-domain-based burst acqui-
sition, and finally, equalization and tracking in the receiver.
A. Fast Fourier Transform (FFT)
The complex FFT is the heart of the OFDM system, con-
verting frequency-domain constellations to time domain and
vice versa. The high PAPR of multicarrier signals requires
TABLE I
FESTIVAL AND CARNIVAL: HIGHLY FLEXIBLE PROGRAMMABLE ASICS
careful fixed-point exploration to maximize the perfor-
mance/cost ratio. Wireless burst operation requires an FFT with
low latency and power consumption.
A pipelined complex FFT architecture (Fig. 2) based on radix
2–2 decomposition [10] has been chosen since it achieves both
the simplicity of butterflies from a radix-2 scheme and the low
number of (N) complex multipliers from a radix-4
scheme. Every other multiplier is replaced by rotator logic in-
volving only multiplexing and sign inversion. Using simple but-
terflies and less multipliers also simplifies control and allows a
straight forward design of a variable 64, 128, 256-length FFT.
IFFT operation is obtained by conjugation of input and output
signals.
The radix 2–2 scheme requires the minimum amount of
N memory locations. Memory is implemented as feedback
register banks or dual-port RAMs (128- and 256-word banks
only) distributed along the pipeline starting with the maximum
wordcount according to a decimation-in-frequency scheme.
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Fig. 2. A radix 2–2 scheme significantly reduces the arithmetic complexity of
the fast Fourier transform.
We benefit from the fact that the wordlength through the
FFT increases toward the output starting with a small input
wordlength, saving 25% memory in 64-carrier mode com-
pared to decimation in time. Compared to a fixed-wordlength
implementation, we achieve a reduction of 30% in memory
size from the fact that we start with 10 b and end with 15 b.
We introduce a fixed scaling by 2 at every butterfly stage, so
wordlength increases only at every full multiplier. To derive the
two unknowns per multiplier, i.e., the post-multiplier datapath
wordlength and the coefficient lookup table (LUT) wordlength,
we performed a parametric exhaustive search by simulation
[11]. This search becomes feasible since we have reduced the
unknown wordlengths to only four in the 64/128-carrier and
six in the 256-carrier case.
Scaling and saturation at the output stage facilitate the imple-
mentation of digital hard / amplitude clipping in the trans-
mitter. The choice between 5-b up to 8-b outputs offers dynamic
ranges from 30 to 48 dB.
There is a latency of 1 OFDM symbol between the input and
the output. In addition, the final FFT implementation has a core
delay of ten clock cycles resulting from one pipeline stage per
butterfly and two per complex multiplier. The FFT provides its
output in bit-reversed order with post-compensation in the SSR.
B. Centralized Symbol Reordering for Data Transfer
Optimization
OFDM symbols are metasymbols compared to conventional
single-carrier samples. This inherent scalability makes OFDM
powerful. However, to exploit this flexibility, reconfigurable
architectures supporting a discrete set of parameter choices
are required. In a conventional distributed design process,
the design would be first partitioned into modules and then
optimized locally per module. Based on a high-level dataflow
description, we have analyzed data transfer between signal
processing tasks, their intraunit storage and interunit buffering
requirements to handle multirate issues. The flexibility in the
OFDM symbol structure leads to a large set of I/O rate ratios.
More specifically, we encountered buffering issues due to
bit-reversed reordering of the FFT output, removal of pilots
and zero carriers, despreading, insertion of the programmable
Fig. 3. Symbol-based sample reordering (SSR) unit essentially allows a set of
intrasymbol data transfer operations based on a generic architecture.
length cyclic prefix and the preamble. Instead of foreseeing
distributed buffers which would require worst-case sizing, we
centralized the storage in a single unit (Fig. 3) consisting of two
single-port RAMs with memory arbiters and a set of address
generators. Two address generators run in parallel, producing
read and write addresses, respectively. RAM access mode is
toggled after every OFDM symbol. This approach results in the
minimum amount of memory, i.e., twice the subcarrier number,
without additional latency.
C. Fast Time-Domain Burst Acquisition
Wireless LAN systems depend on fast burst acquisition to
minimize transmission overhead at the physical layer. At the
same time, the received signal is distorted by a number of indoor
channel and front-end effects. Receiver acquisition has to de-
tect the incoming signal, adapt its signal power, achieve timing
synchronization, and compensate for CFO introduced by local
oscillator mismatches in transmit and receive front-ends.
Fast acquisition prohibits the use of frequency domain signal
processing for timing synchronization and CFO estimation,
popular in wire-bound systems with long acquisition preambles
like ADSL or wireless broadcastings like DAB and DVB,
which are not packet-based and where initial data loss can be
tolerated.
We have implemented a timing acquisition [Fig. 4(b)] based
on a two-phase autocorrelation process [Fig. 4(a)] using a
programmable BPSK time-domain code sequence which is
repeated according to a second metalevel sequence. Since
the sliding window correlator only requires a 2 1-b input,
it is very robust against automatic gain control transients
and implementable with low area and power cost. A parallel
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(a)
(b)
Fig. 4. Robust 2 1-b timing acquisition relies on preamble autocorrelation
in combination with signal power monitoring. (a) Datapath. (b) Controller FSM.
Fig. 5. The carrier frequency offset estimate feeds a phase accumulator and a
CORDIC to limit CFO before entering the FFT.
sliding window signal power estimation is used to validate the
correlator results. Alternating bipolar correlation peaks during
phase 1 determine the relative code sequence start, while the
transition to phase 2 defines the absolute frame reference.
The receiver only uses information on the codeword length
and the metalevel sequence; the codeword itself is not known.
Probabilities of false alarm and missing detection depend on
the programmed numbers of detected peaks in phase 1 and
phase 2, respectively. Phase 3 counts until the frame start when
phase 2 has obtained enough confirmations.
Carrier offset is estimated based on a repeated sequence of
length 64, 128, 256, or 512, which follows the frame start, based
on autocorrelation for multipath immunity reasons. A larger pre-
amble size trades off a higher noise suppression against a lower
capture range. Carrier offset must be reduced to a fraction, e.g.,
1%–2%, of the 312.5-kHz subcarrier spacing, to achieve negli-
gible intercarrier interference in the FFT. A single-operator se-
quential CORDIC converts the Cartesian estimate into a phase
difference. The evolution of the carrier offset phase is repro-
duced by a phase accumulator with a pipelined CORDIC stage
(Fig. 5). The CORDIC uses a constant input reference to
provide a Cartesian output with a conversion accuracy indepen-
dent of the highly amplitude-varying receive signal.
Fig. 6. The Festival equalizer reveals a low-cost equalizer with feedforward
channel estimation and feedback decision-directed tracking.
Fig. 7. The Carnival equalizer has an interpolator and divider in addition to
the Festival equalizer.
D. Adaptive Frequency-Domain Channel Estimation and
Tracking
The received signal after the FFT is still affected by multipath
fading and contains a remaining low carrier frequency offset.
However, by proper choice of the subcarrier spacing relative to
the coherence bandwidth, the FFT produces a highly oversam-
pled channel response. This results in a quasi-diagonal channel
matrix H with insignificant contributions on the nondiagonal
entries. The equalizer can exploit this in two ways. First, it re-
quires only a single complex channel coefficient per subcarrier
to compensate for the channel. Second, the rank of this matrix
is reduced, since high oversampling translates into correlated
channel coefficients. Thus, we can apply filtering to suppress
noise and interpolate a smoothed channel vector from a smaller
set of coefficients. This has been implemented in the Carnival
ASIC, since the initial reference based estimate was poor for the
16-QAM and 64-QAM case.
The Festival equalizer (Fig. 6) implements the basic one-tap
frequency domain equalization, consisting of a single complex
multiplier with a coefficient memory to store the channel matrix
diagonal [12]. The channel is estimated by multiplying received
initial or periodic reference symbols with a known reference.
A decision-directed loop estimates either individual subcarrier
phase error or average phase error based on QPSK slicing. The
channel estimate is thus updated for phase only, tracking such
effects as fine carrier frequency offset or, to a limited amount,
clock offset. Gain control on and parts, using a greatest
common divider (GCD) algorithm [12], stabilizes the loop and
prevents amplitude drift.
The Carnival equalizer (Fig. 7) also uses the concept of a
single complex operator with coefficient memory. 16-QAM
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Fig. 8. Simple reference-symbol-based channel estimation reveals poor noise-
influenced results. The interpolator improves the channel estimate S/N by 2.5
to 3 dB.
and 64-QAM constellation schemes, however, require accurate
amplitude correction, which is performed by a complex divider.
In addition to initial and periodic reference symbols, to update
part of the channel, a pilot pattern is sent with every symbol.
The channel estimate obtained from a single reference symbol
still contains a considerable mms error (Fig. 8). A channel in-
terpolator (Fig. 9), consisting of an initial “noisy” stage with the
CFO phase error update, is followed by a cascade of four blocks
implementing a matrix operation: .
Matrix S is a 64 9 programmable complex coefficient ma-
trix. The first two stages transform the noisy channel estimate
into an impulse response vector of length 9, effectively sup-
pressing any noise present beyond nine taps. The last two
stages interpolate the full 64-tap frequency domain channel re-
sponse from this truncated impulse response vector [13]. The
first three stages employ full parallelism such that an interpo-
lated channel tap is again available after one OFDM symbol
latency. Coefficient sets are stored in nine RAMs next to a pre-
programmed set in a LUT. The interpolator is also used during
tracking, improving the channel estimate by 2.5 to 3 dB. To-
gether with the rotating pilot scheme, it is also able to suppress
spurs, e.g., from the equalizer feedback loop, reducing error
propagation.
Clock offset between receiver and transmitter sampling
clocks, over the burst length of 2 ms (Hiperlan 2) or 5 ms
(IEEE), not only has an impact on the subcarrier phase but can
shift the actual OFDM symbol out of the FFT frame leading
to a low signal-to-interference ratio. Typical values according
to IEEE and ETSI standard are as high as 40 ppm of the
20-MHz system reference oscillator. The drift can be estimated
by correlating the cyclic prefix with its original counterpart in
the same OFDM symbol [Fig. 10(a)]. The correlation peaks are
estimated and averaged over more than 32 OFDM symbols to
reduce noise on the estimate. Compensation occurs by either
dropping an entire sample from or adding one to the cyclic
prefix [Fig. 10(b)], resembling a sigma–delta architecture. The
shifting events are communicated to the equalizer to adapt the
stored subcarrier phases to the instantaneous sample shift.
IV. SYSTEM INTEGRATION
The previous section proposed a set of signal processing al-
gorithms and architectures to solve individual problems. When
it comes to system design, ease of integration is required. This
essentially translates into partitioning the system into building
blocks (design units) in such a way that both data transfer and
storage costs between design units are low [14], yet the system
can still be designed with reasonable effort assuming limited
EDA support.
A. Partitioning Based on Data Transfer and Storage Cost
Wireless LAN transceivers both require high throughput and
low latency, leaving limited space for sequential processing.
The FFT processes about 1 Gops/s while the interpolator needs
3 Gops/s. Higher clock speed could reduce parallelism, how-
ever introduces more data caches to adapt different rates, which
are also induced by the flexible OFDM symbol structure that we
proposed. Nevertheless, this multirate problem can be solved by
either sharing a common memory or by a distributed memory
approach depending on the local processing needs.
On the one side, for the FFT, a distributed memory archi-
tecture was found to be superior to a single memory running
at higher clock speed with caching from a data transfer power
point of view. On the other side, a number of sample-reordering
tasks were efficiently implemented with a dual central memory
of minimum length in the SSR. Both solutions efficiently use the
memory transfer bandwidth while maintaining a regular access
pattern. The final on-chip datapath does not contain any caching
beyond the minimum required by the signal format defined in
the IEEE or ETSI standard. This caching latency is two OFDM
symbols for both receive and transmit path evenly divided on
FFT processing and bit-reverse reordering.
All design units contain their own local register banks for pro-
gramming parameters. This supports the IP block concept and
eliminates layout dependencies on interconnects. Multiple in-
stantiations in case of common parameters have negligible cost.
A single write address for the same parameter in all units and
individual read addresses guarantee correct programming and
verification.
B. Token-Based Distributed Control
To stress the IP concept, a generic communication protocol
is required between all design units. We implemented a scheme
based on token semantics that follows the natural data flow
through transmit and receive path (Fig. 11). A closed token-loop
scheme is used between the burst controller and the datapath.
Tokens contain three types of information: meta-symbol start,
burst state information (BSI), and dynamic datapath information
(DDI). Tokens are not sent at the sampling rate, but at the rate
of meta-symbols, i.e., at OFDM symbol rate. This token part is
returned to the burst controller where it is compared against the
burst length. The BSI indicates reference symbols and the last
symbol of a burst and is returned by the last unit in the datapath
to indicate that an entire burst has been fully processed. DDI can
be added to a token by any datapath block to transfer data-de-
pendent information synchronously with the current symbol to
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Fig. 9. The impulse response is truncated and interpolated using a fully programmable 64 9 transformation matrix.
(a)
(b)
Fig. 10. Clock offset is tracked by guard interval correlation and averaging
over multiple OFDM symbols. (a) Architecture. (b) Timing.
another unit down the processing chain. The clock offset esti-
mator uses this to inform the equalizer in case of a FFT frame
shift. The token scheme scales with multirate and simplifies also
the design task, since a token arrival window is defined instead
of a discrete point in time, keeping detailed unit latency infor-
mation locally.
C. Clocking Strategy
Low-power operation is crucial for portable operation. Power
consumption in synchronous systems is dominated by clocking.
However, analysis of a typical receive scenario reveals that a re-
ceiver remains a considerable amount of time in listening mode
searching for a receive signal. Gaining on the average compared
to the peak power consumption has been achieved by matching
Fig. 11. Receiver and transmitter token flow exploit a closed loop token
scheme.
activation of units with the time windows they are effectively
required from the networking protocol and burst format point
of view, implemented as clock gating with a state-based ac-
tivation. The burst controller and decentralized smart senders
(Fig. 11) control the clock generation. We also use clock gating
to implement multirate interfaces between units. Transitions be-
tween units operating on different clocks are facilitated through
retiming on a common inverted coreclk_N_out reducing the po-
tential skew complexity from to , with being the
number of clocks.
The ASICs are master for all datapath interfaces and provide
on-chip generated clock signals. These clocks are generated lo-
cally to the other interface I/O signals to allow joint skew opti-
mization.
D. Object-Oriented Design Methodology and Tool Flow
Complex system design requires a smooth tool flow that
allows joint optimization and refinement of algorithmic and ar-
chitecture issues (Fig. 12). We started with a high-level dataflow
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Fig. 12. The object-oriented design flow starts from C++ and results in a
convential HDL-based design flow.
model in C++ using the OCAPI [15] hardware libraries. Perfor-
mance evaluation, algorithm selection, fixed-point refinement,
and functional partitioning were performed on this model.
Object-oriented design gives the designer freedom to design
generic classes that rather construct hardware from given user
constraints. Inheritance and fully parametrizable hierarchical
instantiation are strong assets for a clean code database. The
transceiver, for example, is instantiated twice and configured
either as transmitter or receiver just at the top level. Internally,
interconnection and scheduling can be optimized for simulation
speed or for hardware match. Also, on-the-fly reconfiguration
is possible during simulation.
The C++ dataflow model was refined toward a C++ descrip-
tion based on integrated finite-state machines and data path
(FSMD) blocks. It is important to start exploration of data
transfer and storage issues already at the dataflow level [16],
since this prevents frequent and time-consuming loop back be-
tween the FSMD and the dataflow design. Refinement includes
mainly operator sharing and scheduling. VHDL RTL code
is generated automatically from the C++ FSMD description.
Both Festival and Carnival make use of existing native VHDL
code. These units were modeled as abstract dataflow blocks to
obtain a complete dataflow end to end link. Carnival also used
native Verilog code, showing that a C++ entry-level approach
can be well integrated into a heterogeneous design flow. From
RT on, a conventional standard cell design flow is followed
with logic synthesis, floorplanning, and layout steps. Clock
tree routing was performed at layout level and included into the
back-annotation.
Generated HDL, gate-level, and back-annotated gate-level
netlists were all verified against the same test vectors generated
from the C++ dataflow model. Extraction of simulation results
from RT and gate-level simulations only requires synchroniza-
tion of control token flow and dataflow at the design top-level
to match the different abstraction level. This was the only HDL
code modification required to execute all testbenches.
(a) (b)
Fig. 13. (a) Carnival (0.18-m CMOS) outperforms (b) Festival (0.35-m
CMOS) at the cost of a 30% area increase only.
TABLE II
CARNIVAL OUTPERFORMS FESTIVAL CONSIDERING SPECTRAL EFFICIENCY
AND ENERGY EFFICIENCY AT A MODERATE AREA INCREASE DESPITE
SIGNIFICANTLY HIGHER COMPLEXITY
V. MEASUREMENTS RESULTS AND PERFORMANCE
COMPARISON
Both ASICs have been implemented in digital CMOS tech-
nologies: Festival in a 0.35- m 5LM Alcatel Microelectronics
and Carnival in a 0.18- m 6LM National Semiconductor
process (Fig. 13). Both designs were pad-limited with 144 and
160 pads, respectively. The nominal clock rate is specified up
to 50 MHz for Festival and up to 20 MHz for Carnival. Both
ICs use embedded SRAM for datapath and parameter storage,
with nine instances in Festival compared to 19 in Carnival.
A fair comparison at the same data rate and overhead be-
tween Festival and Carnival (Table II) shows the superior spec-
tral efficiency and energy efficiency of the latter at the expense
of a moderate area increase of 30%. The highly programmable
equalizer occupies 63% of the area in the 64-QAM chip com-
pared to 10% for the FFT. Fixing the coefficient set is reducing
this percentage to significantly less than 50%.
Power consumption has been measured separately for
1.8-V core and 3.3-V I/O supply for the Carnival ASIC in
typical transmit, receive, and programming scenarios. During
transmission, 156-mW I/O and 43-mW core consumption were
observed. During reception, the much higher core activity
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dominates with 146 mW compared to a lower 66-mW I/O
consumption due to less I/O switching. In programming mode,
logic switching is zero, but all clocks are enabled, leading to
35-mW I/O and 81-mW core consumption.
Both ASICs were tested in an experimental test setup
consisting of a discrete superheterodyne 5-GHz front-end with
digital 4 oversampled IF, a field programmable gate array
(FPGA)-based hardware MAC, and a software MAC, and ap-
plication protocol interface (API) implemented on a PC. Efforts
are ongoing toward a full integration with a 5-GHz front-end
into a single package [17]. Application tests with web-cam
image transmission, video transmission, and file transfers were
successfully run between two of these platforms over the air.
VI. CONCLUSION
The realization of two digital baseband signal-processing
ASICs, achieving bit rates beyond 50 Mb/s with moderate
technology constraints and area costs, show the viability of
cost-efficient deployment of broadband wireless indoor systems
for both the consumer market and business applications. The
spectrally efficient 64-QAM constellation puts high require-
ments on transceiver performance. We have shown that novel
digital signal-processing techniques, such as an interpolating
equalizer, rotating pilots, and guard-interval-based clock offset
estimation, can cope with the multipath channel and analog
front-end impairments.
The choice of a scalable multiprocessor architecture with dis-
tributed control using token semantics allows to maintain a high
degree of flexibility and programmability throughout the de-
sign. A high reuse percentage in the Carnival design proved the
scalability. The object-oriented FSMD-centric design approach
using C++ has shown its strength at higher abstraction levels for
system exploration and at FSMD level for HDL generation even
in a heterogeneous mixed-language flow.
Despite the significantly higher signal processing complexity
for 16- and 64-QAM, the Carnival ASIC outperforms its pre-
decessor for the 5-GHz band on spectral efficiency and even
energy efficiency. The 64-QAM ASIC is also designed beyond
the current IEEE 802.11a and ETSI Hiperlan/2 specification
with performance-improving add-ons in mind such as adaptive
loading [18].
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